(19)日本国特部 (JP) (12) 公開特許公報(A)

(11)特許出顧公開番号

特開平5-218509

(43)公開日 平成5年(1993)8月27日


(51)Int.Cl.*	藏别記号	庁内整理番号	FΙ	技術表示箇所
H01L 33/0	N	8934-4M		
21/6	3 1 1 Q	6918-4M		
31/0				
		7210-4M	H01L	31/ 02 B
			į	審査請求 未請求 請求項の数1(全 3 頁)
				· ·
(21)出顧番号	特顏平4-38401		(71)出願人	000191238
				新日本無線株式会社
(22)出顧日	平成 4年(1992) 1	月30日		東京都日黒区下日黒11日8番1号
			(72)発明者	小沢「淳」
				埼玉県上福岡市福岡(11日1番1号 新日)
				本無線株式会社川越製作所内


(54)【発明の名称】 光半導体装置

(57)【要約】

【目的】 プラスチックバッケージの外部表面の導体バ クーンをブリント基板の導体に半田付けにより実装する 際、導体バターン間で短絡が発生しないようにする。

【構成】 プリント基板等に装着する面に複数個の突起 部を設け、光半導体チップの各電極に接続される導体バ ターンを上記突起部の表面にまで導いた





. 131.

【特許請求の範囲】

【請求項1】 | 中央部に凹部を備えたプラスチックバッ ケーシの主記凹部内部の底面上に光半導体チャブが搭載 され、診光半導体チップの各電板がそれぞれ誌プラスチ クバ・ケージ表面に設けられた上記団部内部の底面上 から話だけてキックバッケージの外部表面に達する導体 パターンに接続された後、上記門部内部に无透過性封止 樹脂が充填されてなる光半導体装置において、

基权に実装する時に基板に装着される頃に複数個の突起 部が設けられ、光半導体チップの各電極に接続された導。10 図1 (5)(は断面構造を、図1 (5)は裏面構造を示 体パクーンが上記院起部の表面によび導かれ、導体パク ーンを基板の導体部に丰田付けされることを特徴とする 光半導体装置

【発明の詳細な説明】

$\{ \cap \cup \cup \} \}$

【産業上の利用分野】本発明は、中央部に凹部を備えた プラスチックバッケーンの一記四部内部の底面上に光半 導体チェアが搭載され、終光半導体チップの各電板がそ れぞればアラスチックバッケージ表面に設けられた上記 門部内部の底面上から並バッケージの外部表面に達する。 |導体バターンに接続され、||記凹部内部に光透過性封止 樹脂が充填されてなる尤半導体装置に関する

【従来の技術】因うは従来にこの種の光半導体装置の一 例の構造を示す。中央部に関部を備えたアラスチックバ テキージ 1 の表面に関節内部の底面上からなっケージ 1 の裏面に達するとつの導体パターショが設けられてい て、凹部内部の底面の一方の導体バターショ上に光半導 体チップ3がダイボントされ、光半導体チップ3の上面 の電板と上記導体バターンとは電気的に分離した別の導 30 -体パクーン2が金線4で接続された後。パッケージ1の | 四部内部に光透過性封正樹脂 5 が充填されて形成され| る。この種の光半導体装置では、導体パターン 221一端 はパ・ケージ1の裏面に導かれていて、裏面の様体バタ ーンは部分がプリント基板等に半田付けされて実装され

$\{ \} \cup \{ \cup \} \}$

【発明的領執打しようとする課題】主記のようにハーダー ジキの裏前が4世のますでは、グリット基枚等への実装 時にニステケージンで関値・プリント基校等の間に隙間 が全くないため、手田が、一ストが表面ご名をに押り潰さ れ、広範囲に広がり、生田ペーストにより電極間がシュ ートしたり、生田ペープトの考えアの際の発生ガスによ り、バッケージ上が持ち上げられてしまったりするとい う問題があった。そして、電板間が挟く吹ればなるほ と「電橱間のショートの懸念が高まり、ファインヒッチ」 小さばい イル・ハーキャー いいこ 関節がた マースを

は、基板に実装する際に基板に装着される面と基板との 間に隙間ができるように基板に装着される側の面に複数 個の突起部を設け、北半導体チップの各電極に接続され る導体バターンを上記突起部のいづれかの表面にまで導 き、沈起部表面を覆う導体パターンをプリント基板等2〜 導体に半田付けして実装することとし、半田ペースとが 押し潰されて基板上い不要が領域に広がらない構造とし たものである。

【0005】[付)は本発明の一実施例を示す説明国で、 オー国において1、2、3、4、5は図5の同一符号と 同一尺は相当するものを示し、6はバッケーご1の裏面 に設けられた半球状の突起部である。

【0006】バッケージ1の裏面の四隅にそれぞれ半球 状の深起部らが設けられ、三個の電極を備えた光半導体 チップらが搭載され、光半導体チップ3の各電極に接続 された導体パターシェがそれぞれ凹部内部の底面上から 突起部もの表面に達するように配設されている例であ **る。半球状の突起部ら表面を覆う導体パターン2をプリ** - ント基板等に半田付けする際、国己に示すように、半田-ペーストが押し潰されて不要な領域に広がることがな く、確実に付着される。(団において7はブリント基板) 8は半田ペースとである。

【0007】突起部らが上記のよっな形状の場合。実装 時にバッケージ1の姿勢を欠定に保つためには、突起部 らは少な(とも3個も要であり、搭載光半導体チャブの) 電極が2個の場合、表面に電極導出用導体バターに2を 設ける必要のない突起部もかできる。この場合、図1 (も)に示すようにこれら突起部らを覆う導体パターン

を設けておき。全ての突起部を半田付けする方法を採る と、より確実な装着が得られる。

【0008】従来、この種の光半導体装置は、裏面をプ リント基板等に裝着!」基板上方の空間のみを動作対象 とする実装方法が採られてきたが、基板下方の空間を動 作対象とする構成とした方が都合がよい場合がある。 の場合、基板の光半導体装置の動作領域に対応する部分 を開口し、ベッケーンの凹部の周りの側壁部へ面を基板 に装着して実装する方法を採ればよい。図3はパッケー **三の四部の周りの側壁部上面を基板に装着して実装する**。 - 本発明の一実絶例を日本説明図で、図3: こ は断付と 門部的部の構造を「同3)」には実装状態を示す。「赤こ 表いて1、2、3 1 5、7 8は図1 佐州図2の前 一行号と同一収は相当するものを示し、6 aはパッケー シ1の四部の周りの側壁上面に設けられた帯状の突起部 である。光半導体チェノ3の各電機に接続された導体バ ター、2ほそんそれ対向する両側壁上面に設けられた突 記部とは表面を覆入り触り配理されていて、この突起部 ッケージ1の姿勢が十分安定に保たれる。そして、図2 に示すように、半田ペースト8が基板7 上に不要な領域 に広がることなく、確実に半田付けされる

【0009】上記のような実装方法が採られる場合は、基板アとバッケーシーの製着する側の面との間に開始をとる必要がなく。図1(F)。(b)に示すように、質起部6bが基板でに設けられたたりに挿し込まれて年間付けされる実装方法によってもよい。この場合は、保起部6bは帯状にする必要がなく、又、2つの突起部6トを異なる形状にして、実製の際方向性を間違えることの。単ない構造にすることもできる。

[0010]

【発明の効果】以上説明! たよっに 本発明によれば、電極間の間隔を挟くすることが可能となり、かつ 安定した半田付けが可能になり、また、動作方向をアリニ」基板等の下方に向けて容易に実装できるようになる。また、実起部の形状を変えて、実装の際の方向性の間違いを防止する効果もある。

【図面の簡単な説明】

【図1】本発明の一実施例を示す説明図である

【国己】図1に示す実施例の突起部の効果を示す説明図 てある。


【図3】本発明の他の実施例を示す説明図である

【図1】本発明のその他の実施例を示す説明図である

【図5】従来のこの種の光半導体装置の一例の構造を示す説明図である。

【符号四説明】

- 1 1 フラスチックバッケージ
 - こ 導体パターン
 - 3 光半導体チップ
 - 上字線
 - ス 光透過性封止樹脂
 - 6 突起部
 - 7 プリント基板
 - 8 半田ベースト



PATENT ABSTRACTS OF JAPAN

(11)Publication number

05-218509

(43)Date of publication of application: 27.08.1993

(51)Int.CI.

H01L 33/00 H01L 21/60 H01L 31/02

(21)Application number: 04-038401

(71)Applicant:

NEW JAPAN RADIO CO LTD

(22)Date of filing

30.01.1992

(72)Inventor


OZAWA ATSUSHI


(54) OPTICAL SEMICONDUCTOR DEVICE

(57)Abstract:

PURPOSE: To prevent solder paste from spreading over an unnecessary region of a substrate by providing a plurality of projection parts in a surface to be mounted on a substrate, by introducing a conductor pattern connected to an electrode to a surface of the projection part and by soldering a conductor pattern covering a surface of the projection part to a conductor for packaging.

CONSTITUTION: Hemispheric projection parts 6 are provided to four corners of a rear of a package 1. A conductor pattern 2 connected to each electrode of an optical semiconductor chip 3 provided with two electrodes is arranged to attain a surface of the projection part 6 from above a bottom of an inside of a recess. When the conductor pattern 2 is soldered to a printed substrate 7, solder paste is surely attached thereto without spreading over an unnecessary region. In the case of two electrodes of the mounting optical semiconductor chip 3, the projection part 6 which does not require for providing the conductor pattern 2 for leading out an electrode is formed on a surface. In this case, the conductor pattern 2 covering the projection parts 6 is provided and all the projection parts 6 are soldered. Thereby, stable soldering is realized.





LEGAL STATUS

[Date of request for examination]

06.08.1998

[Date of sending the examiner's decision of rejection]

16/01/2001

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration.

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection

Harry of marine or it makes

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1 This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

100011

[Field of the Invention] An optical semiconductor chip is carried on the base inside [of the plastic package which equipped the center section with the concavity / above-mentioned] a concavity, it connects with the conductor pattern which reaches the outer surface of this package from on the base inside [where each electrode of this optical semiconductor chip was prepared in this plastic-package front face, respectively / above-mentioned] a concavity, and this invention relates to the optical semiconductor device with which it comes to fill up the above-mentioned interior of a concavity a light-transmission nature closure resin.

[0002]

[Description of the Prior Art] <u>Drawing 5</u> shows the structure of an example of this conventional kind of optical semiconductor device. Two conductor patterns 2 which arrive at the rear face of a package 1 from on the base inside a concavity are formed in the front face of the plastic package 1 which equipped the center section with the concavity. Die bond of the optical semiconductor chip 3 is carried out on one conductor pattern 2 of the base inside a concavity. After connecting another conductor pattern 2 which separated electrically the electrode and the above-mentioned conductor pattern of the optical semiconductor chip 3 on top by the gold streak 4, the light-transmission nature closure resin 5 is filled up with and formed in the interior of a concavity of a package 1. In this kind of optical semiconductor device, the end of a conductor pattern 2 is led to the rear face of a package 1, and conductor pattern 2 fraction on the back is soldered to a printed circuit board etc., and it is mounted.

[0003]

[Problem(s) to be Solved by the Invention] Since there was no opening in between [, such as a rear face of a package 1, and a printed circuit board.] at the time of the package to a printed circuit board etc. while the rear face of a package 1 has been flat as mentioned above, the soldering paste was completely crushed by the rear face, it spread broadly, and there was a problem that inter-electrode will short-circuit by the soldering paste, or a package 1 will be raised by the occurrence gas in the case of the cure of a soldering paste. And the more inter-electrode became narrow, inter-electrode short concern increased and, the more there was a problem that it was not suitable for fine pitch-ization (formation of a ** pitch), this invention aims at solving the above-mentioned problem.

[0004]

Means for Solving the Problem Two or more heights are prepared in the field of the side with which a substrate is equipped by the optical semiconductor device of this invention so that an opening may be made between the fields and substrates with which a substrate is equipped in case it mounts in a substrate. The conductor pattern connected to each electrode of an optical semiconductor chip is led even to one front face of the above-mentioned heights. A height front face is made into the structure which suppose that it solders to conductors, such as a printed circuit board, and mounts in them, and a soldering paste is crushed, and does not spread a wrap conductor pattern to the unnecessary field on a substrate.


[0005] Drawing 1 is explanatory drawing showing one example of this invention, drawing 1 (a) shows cross-section structure, and drawing 1 (b) shows rear-face structure. In drawing, 1, 2, 3, 4, and 5 show the same sign, the identity, or the corresponding thing of drawing 5, and 6 is the height of the shape of a semi-sphere prepared in the rear face of a package 1 [0006] It is the example currently arranged so that the conductor pattern 2 which the semi-sphere-like height 6 was formed in the four corners of the rear face of a package 1, respectively, and the optical semiconductor chip 3 equipped with two electrodes was carried, and was connected to each electrode of the optical semiconductor chip 3 may arrive at the front face of a height 6 from on the base inside a concavity, respectively. In case the wrap conductor pattern 2 is soldered to a printed circuit board etc., as semi-sphere-like height 6 front face is shown in drawing 2, a soldering paste is crushed, and it does not spread to an unnecessary field, and adheres certainly. In drawing, 7 is a printed circuit board and 8 is a soldering paste.


[10007] When heights 6 are the above configurations, in order to keep the posture of a package 1 stable at the time of a package, at least three heights 6 are required, and when the number of the electrodes of a loading light semiconductor chip is the characteristic three heights 6 are required, and when the number of the electrode derivation 2 in a front face. In


operation, although the package technique which this kind of optical semiconductor device equips a printed circuit board etc. with a rear face, and sets only space of the substrate upper part as the object of operation had been taken conventionally. In this case, what is necessary is to carry out opening of the fraction corresponding to the active region of the optical semiconductor device of a substrate, and just to take the technique of equipping with and mounting the side-attachment-wall section top around the concavity of a package in a substrate. Drawing 3 is explanatory drawing showing one example of this invention which equips with and mounts the side-attachment-wall section top around the concavity of a package in a substrate, drawing 3 (a) shows the structure a cross section and inside a concavity, and drawing 3 (b) shows the package status. In drawing, 1, 2, 3, 4, 5, 7, and 8 show the same sign, the identity, or the corresponding thing of the drawing 1 and the drawing 2, and 6a is the band-like height prepared in the side-attachment-wall top around the concavity of a package 1. The conductor pattern 2 connected to each electrode of the optical semiconductor chip 3 is arranged by the wrap status in the height 6a front face established in the both-sides wall top which counters, respectively, and this height 6a is soldered to the wrap conductor pattern 2 by conductors, such as a printed circuit board 7, and it is mounted. When height 6a is the above configurations, the posture of the package 1 in the case of a package is kept sufficiently stable by two height 6a. And it is soldered certainly, without a soldering paste 8 spreading to a field unnecessary on a substrate 7, as shown in drawing 2 [0009] When the above package technique is taken, as it is not necessary to take a spacing between the fields of the side with which a substrate 7 and the package 1 equip and it is shown in drawing 4 (a) and (b), it is good also by the package technique by which height 6b puts in the hole 9 established in the substrate 7, and is soldered to it by being crowded. In this case, height 6b can be made into the configuration which does not need to make it band-like and is different in two height 6b, and can also be made into the structure where a directivity is not mistaken in the case of a package.


[Effect of the Invention] As explained above, according to this invention, enable it to narrow an inter-electrode spacing, stable soldering is attained, and a printed circuit board etc. turns the orientation of operation caudad, and it can mount now easily. Moreover, the configuration of a height is changed and it is effective in preventing the mistake of the directivity in the case of a package.


[Translation done.]











[Translation done.]


* NOTICES *


Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated
- 3. In the drawings, any words are not translated.


DRAWINGS

[Drawing 1]





- | :プラステックバッケージ
- 2:導体パターン
- 3:光半導体チップ
- 4 : 24
- 5 计光速器控制正樹脂
- 6:灾难四



[Drawing 3]